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CARP Project (2011–2015)
Design tools and techniques to aid
Correct and Efficient Accelerator Programming
GPUs CPUs FPGAs Other accelerators
OpenCL
pencil
Platform-Neutral
Compute Intermediate Language
Domain Specific Languages
Optimizing, auto-parallelizing
pencil Ñ OpenCL compiler
DSL Ñ pencil compilers
Direct OpenCL
programming
Direct pencil
programming
(hand written
pencil code)
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PPCG Overview [12]
pencil PPCG OpenCL
CUDA
OpenMP
PPCG:
detect/expose parallelism
map parts of the code to an accelerator
copy data to/from device
introduce local copies of data
pencil:
C99 with restrictions and some extra builtins and pragmas pencil
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PPCG Internal Structure [12]
C extraction accesses
schedule
instances
context
dependence analysis dependences
dead code
elimination
instancesschedule constraintsschedulingschedule
mapping to device schedule AST generation AST
OpenCL CUDA
Note: as currently implemented (version 0.06), not necessarily how it should be implemented
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Connection with other Libraries and Tools
LLVM imath GMP
clang isl NTL PolyLib
Polly pet barvinok
PPCG isa iscc
pencilcc
Licenses:
BSD/MIT
LGPL
GPL
isl: manipulates parametric affine sets and relations
pet: extracts polyhedral model from clang AST
PPCG: Polyhedral Parallel Code Generator
pencilcc: pencil compiler
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Polyhedral Model [8]
Main constituents of program representation
Instance Set
ñ the set of all statement instances
Access Relations
ñ the array elements accessed by a statement instance
Dependences
ñ the statement instances that depend on a statement instance
Schedule
ñ the relative execution order of statement instances
Context
ñ constraints on parameters
For extracting a polyhedral model from C, PPCG uses
pet for instance set, access relations, initial schedule and context
isl for computing dependences
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Polyhedral Model Requirements
Requirements for PPCG:
Sufficient static control
ñ static control (not depending on input data) is represented directly
ñ internal (structured) dynamic control is encapsulated
Affine
ñ all relevant expressions are (quasi-)affine, or
ñ all relevant expressions can be approximated as (quasi-)affine
No Aliasing
ñ essentially no pointer manipulations
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Parametric Example: Matrix Multiplication
for (int i = 0; i < M; i++)
for (int j = 0; j < N; j++) {
S1: C[i][j] = 0;
for (int k = 0; k < K; k++)
S2: C[i][j] = C[i][j] + A[i][k] * B[k][j];
}
Instance Set (set of statement instances)
t S1ri , js : 0 ď i ă M ^ 0 ď j ă N;
S2ri , j , ks : 0 ď i ă M ^ 0 ď j ă N ^ 0 ď k ă K u
Access Relations (accessed array elements; W : write, R: read)
W “ t S1ri , js Ñ Cri , js; S2ri , j , ks Ñ Cri , js u
R “ t S2ri , j , ks Ñ Cri , js; S2ri , j , ks Ñ Ari , ks; S2ri , j , ks Ñ Brk , js u
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Schedule Representation [11]
Schedule S keeps track of relative execution order of statement instances
ñ for each pair of statement instances i and j,
schedule determines
§ i executed before j
§ i executed after j
§ i and j may be executed simultaneously
In PPCG, schedules are represented as schedule trees
Main node types
§ band: instances are executed according to associated
multi-dimensional piecewise quasi-affine partial schedule
the elements of a band are called its members
§ sequence: children are executed in order
Deriving schedule tree from AST
§ for loop ñ single-dimensional band
§ compound statement ñ sequence
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Parametric Example: Matrix Multiplication
for (int i = 0; i < M; i++)
for (int j = 0; j < N; j++) {
S1: C[i][j] = 0;
for (int k = 0; k < K; k++)
S2: C[i][j] = C[i][j] + A[i][k] * B[k][j];
}
S1ri , js Ñ ris; S2ri , j , ks Ñ ris
S1ri , js Ñ rjs; S2ri , j , ks Ñ rjs
sequence
S1ri , js
S1ri , js Ñ r0s
S2ri , j , ks
S2ri , j , ks Ñ rks
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Instance Set
Region that needs to be extracted may be
marked by
#pragma scop
#pragma endscop
autodetected (--pet-autodetect)
Internal structured dynamic control is encapsulated
for (int x = 0; x < n; ++x) {
A: s = f();
B: while (P(x, s))
s = g(s);
C: h(s);
}
Instance set: t Arxs : 0 ď x ă n; Brxs : 0 ď x ă n; Crxs : 0 ď x ă n u
Note: currently, internal order of accesses is lost
ñ possible loss of accuracy in dependence analysis
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Inlining
currently, only supported for outermost call expression
enable through C99 inline keyword on function definition
inline void set_diagonal(int n,
float A[const restrict static n][n], float v)
{
for (int i = 0; i < n; ++i)
U: A[i][i] = v;
}
void f(int n, float A[const restrict static n][n])
{
#pragma scop
S: set_diagonal(n, A, 0.f);
for (int i = 0; i < n; ++i)
for (int j = i + 1; j < n; ++j)
T: A[i][j] += A[i][j - 1] + 1;
#pragma endscop
}
Instance set: t Uris : 0 ď i ă n; Tri , js : 0 ď i ă j ă n u
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Access Relations
for (int x = 0; x < n; ++x) {
A: s = f();
B: while (P(x, s))
s = g(s);
C: h(s);
}
Three types of access relations:
May-read: t Brxs Ñ srs : 0 ď x ă n; Crxs Ñ srs : 0 ď x ă n u
May-write : t Arxs Ñ srs : 0 ď x ă n; Brxs Ñ srs : 0 ď x ă n u
Must-write : t Arxs Ñ srs : 0 ď x ă n u
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Access Relations and Function Calls
void set_diagonal(int n,
float A[const restrict static n][n], float v)
{
for (int i = 0; i < n; ++i)
U: A[i][i] = v;
}
void f(int n, float A[const restrict static n][n])
{
#pragma scop
S: set_diagonal(n, A, 0.f);
for (int i = 0; i < n; ++i)
for (int j = i + 1; j < n; ++j)
T: A[i][j] += A[i][j - 1] + 1;
#pragma endscop
}
May-write: t Srs Ñ Ari , is : 0 ď i ă n; Tri , js Ñ Ari , js : 0 ď i ă j ă n u
Must-write: t Srs Ñ Ari , is : 0 ď i ă n; Tri , js Ñ Ari , js : 0 ď i ă j ă n u
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Access Relations and Structures [7]
struct s {
int a;
int b;
};
int f()
{
struct s a, b[10];
S: a.b = 57;
T: a.a = 42;
for (int i = 0; i < 10; ++i)
U: b[i] = a;
}
Must-write:
t Srs Ñ a brars Ñ brss; Trs Ñ a arars Ñ arss;
Uris Ñ b arbris Ñ arss; Uris Ñ b brbris Ñ brss u
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Summary Functions [1, 7]
Analysis of accesses in called function may be inaccurate or even infeasible
missing body (library function without source)
unstructured control
aliasing
pattern inside dynamic control is ignored
additional information not explicitly expressed in code
ñ explicitly specify accesses in summary function pencil
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Summary Function Example
int f(int i); int maybe (); struct s { int a; };
void set_odd_summary(int n, struct s A[static n]) {
for (int i = 1; i < n; i += 2)
if (maybe ())
A[i].a = 0;
}
__attribute__ (( pencil_access(set_odd_summary )))
void set_odd(int n, struct s A[static n])
{
for (int i = 0; i < n; ++i)
A[2 * f(i) + 1].a = i;
}
void foo(int n, struct s B[static 2 * n])
{
#pragma scop
S: set_odd (2 * n, B);
#pragma endscop
}
May-write: t Srs Ñ B arBris Ñ arss : 0 ď i ă 2n ^ i mod 2 “ 1 u
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Context
The context collects constraints on the symbolic constants
derived by pet
§ exclude values that result in undefined behavior
‹ negative array sizes
‹ out-of-bounds accesses
‹ signed integer overflow
§ __builtin_assume or __pencil_assume pencil
ñ any constraint can be specified
ñ only quasi-affine constraints on symbolic constants are exploited
specified on PPCG command line
§ --ctx
§ --assume-non-negative-parameters
Main purpose: simplify generated AST
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Dependence analysis in isl [8, 9]
isl contains generic dependence analysis engine
ñ determines dependence relations between “sources” and “sinks”
Input:
Sink K : I Ñ D
May-source Y : I Ñ D
Must-source T : I Ñ D
Schedule S on I ñ defines “before” and “intermediate”
Output:
May-dependence relation: triples pi, k, aq
§ k has a sink to a
§ i has a may or must source to a before k
§ there is no intermediate must source to a
Must-dependence relation: triples pi, k, aq
§ k has a sink to a
§ i has a must source to a before k
§ there is no intermediate may or must source to a
May-no-source: sinks k Ñ a with no must source to a before k
Must-no-source: sinks k Ñ a with no may or must source to a before k
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Dependence analysis in PPCG [9]
isl:
May-dependence relation: triples pi, k, aq
§ k has a sink to a
§ i has a may or must source to a before k
§ there is no intermediate must source to a
May-no-source: sinks k Ñ a with no must source to a before k
PPCG (without live-range reordering):
flow dependences (without a) and live-in (may-no-source)
§ sink: may-read
§ may-source: may-write
§ must-source: must-write
or kill
false dependences (without a)
§ sink: may-write
§ may-source: may-read or may-write
§ must-source: must-write
killed writes (without k) (ñ removed from may-write to get live-out)
§ sink: must-write
or kill
§ may-source: may-write
Dependence Analysis May 11, 2016 24 / 66
Live-Range Reordering [7, 9]
a = f1();
f2(a);
a = f3();
f4(a);
: flow
: false
Reordering rejected due to false dependences
Live-range reordering
allows such live-ranges to be reordered
using somewhat different classification of dependences
computed using different calls to the same dependence analysis engine
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Kills [7]
Basic idea:
Must-writes kill dependences to earlier writes
Pure kills can also be useful
Treated as must-writes during dependence analysis, but
Removed from dependence relations
Kills can be inserted
automatically by pet
§ Variable declared within SCoP
ñ kill at declaration
ñ kill at end of enclosing block (if within SCoP)
§ Variable declared in scope that contains SCoP, only used inside
ñ kill at end of SCoP
manually by the user
§ __pencil_kill pencil
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Dependence analysis in PPCG [9]
isl:
May-dependence relation: triples pi, k, aq
§ k has a sink to a
§ i has a may or must source to a before k
§ there is no intermediate must source to a
May-no-source: sinks k Ñ a with no must source to a before k
PPCG (without live-range reordering):
flow dependences (without a) and live-in (may-no-source)
§ sink: may-read
§ may-source: may-write
§ must-source: must-write or kill
false dependences (without a)
§ sink: may-write
§ may-source: may-read or may-write
§ must-source: must-write
killed writes (without k) (ñ removed from may-write to get live-out)
§ sink: must-write or kill
§ may-source: may-write
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Kill Example
void f(int n, int A[restrict static n],
int B[restrict static n])
{
int t;
#pragma scop
for (int i = 0; i < n; ++i) {
t = A[i];
B[i] = t;
}
__pencil_kill(t);
#pragma endscop
}
Without kill of t, compiler needs to assume t may be used after loop
ñ last write needs to remain last
ñ limited scheduling freedom (even with live-range reordering)
Note: kill inserted automatically by pet (if t not used after SCoP)
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Absence of Loop Carried Dependences [7]
void foo(int n, int A[restrict static n][n],
int B[restrict static n][n])
{
for (int i = 0; i < n; ++i)
#pragma pencil independent
for (int j = 0; j < n; ++j)
B[i][A[i][j]] = i + j;
}
Assume each row of A has distinct elements
ñ no loop-carried dependences, but PPCG cannot tell
ñ add #pragma pencil independent pencil
Note: not handled very efficiently in current version of PPCG
ñ only add when needed
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Dead Code Elimination [7]
Basic idea:
1 Take statement instances that perform live-out access
ñ “live instances”
2 Apply (reverse) dataflow dependence relation to live instances
ñ (possibly) extra live instances
3 Repeat until no more extra live instances are found
4 Replace original instances by live instances
Naive implementation may not terminate
ñ replace live instance set by its integer affine hull after each extension
ñ bounded number of extensions
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Dead Code Elimination Example
reg_detect from PolyBench 3.2
for (t = 0; t < _PB_NITER; t++)
{
for (j = 0; j <= _PB_MAXGRID - 1; j++)
for (i = j; i <= _PB_MAXGRID - 1; i++)
for (cnt = 0; cnt <= _PB_LENGTH - 1; cnt++)
diff[j][i][cnt] = sum_tang[j][i];
for (j = 0; j <= _PB_MAXGRID - 1; j++)
{
for (i = j; i <= _PB_MAXGRID - 1; i++)
{
sum_diff[j][i][0] = diff[j][i][0];
for (cnt = 1; cnt <= _PB_LENGTH - 1; cnt++)
sum_diff[j][i][cnt] = sum_diff[j][i][cnt - 1] +
diff[j][i][cnt];
mean[j][i] = sum_diff[j][i][ _PB_LENGTH - 1];
}
}
for (i = 0; i <= _PB_MAXGRID - 1; i++)
path [0][i] = mean [0][i];
for (j = 1; j <= _PB_MAXGRID - 1; j++)
for (i = j; i <= _PB_MAXGRID - 1; i++)
path[j][i] = path[j - 1][i - 1] + mean[j][i];
}
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Optimization Criteria for PPCG
Two levels of parallelism
ñ blocks and threads (work groups and work items)
ñ parallelism
In PPCG, second level obtained through tiling
ñ tilability
Reduced working set for some arrays
ñ mapping to shared memory or registers
Obtained through tiling
ñ tilability
Reduced data movement
ñ locality
Simple schedules
ñ schedule used in several subsequent steps, including AST generation
ñ simplicity
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Scheduling Constraints [9]
Validity a Ñ b
ñ statement instance b needs to be executed after a
ñ f pbq ě f paq
Proximity a Ñ b
ñ statement instance b preferably executed close to a
ñ f pbq ´ f paq as small as possible
Coincidence a Ñ b
ñ statement instance b preferably executed together with a
ñ f pbq “ f paq
ñ band member only considered “coincident” if it coschedules all pairs
Conditional validity (live-range reordering)
§ condition b Ñ c (ø flow dependences)
§ conditioned validity a Ñ b, c Ñ d (ø order dependences)
Schedule constraints only relevant if coscheduled by outer nodes
Other schedule constraints are said to be carried by some outer node
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Dependences and Schedule Constraints [9]
Traditional dependences
flow dependences
ñ validity constraints
ñ proximity constraints
ñ coincidence constraints (when parallelism is important)
false dependences
ñ validity constraints
ñ coincidence constraints (when parallelism is important)
ñ proximity constraints (optional for memory reuse)
pairs of reads with shared write (“input dependences”)
ñ proximity constraints (optional)
Live-range reordering
somewhat different classification of dependences
slightly different mapping to schedule constraints
Current PPCG
adds false dependences to proximity constraints for historical reasons
does not consider input dependences
uses live-range reordering by default
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Schedule Output [11]
Scheduler produces a schedule tree
Main node types
band: instances are executed according to associated
multi-dimensional piecewise quasi-affine partial schedule
the elements of a band are called its members
some of the members are marked coincident
sequence: children are executed in order
set: children may be executed in any order
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Scheduling Algorithms [2, 3]
Optimization criteria:
parallelism
tilability
locality
simplicity
Some well-known scheduling algorithms:
Feautrier
§ carry as many (groups of) dependences as possible
§ fine-grained parallelism
Pluto-algorithm
§ tilability (through permutability)
§ locality with parallelism as extreme case
PPCG uses variant of Pluto-algorithm with Feautrier fallback
ñ force outer coincidence in each band
ñ locally fall back to Feautrier if infeasible (single step)
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Forced Outer Coincidence
PPCG uses variant of Pluto-algorithm with Feautrier fallback
ñ force outer coincidence in each band
ñ locally fall back to Feautrier if infeasible (single step)
Members in bands constructed by Pluto-algorithm are permutable
ñ if outer member cannot be coincident, then no member can be
Each step in Feautrier algorithm carries as many dependences as possible
ñ subsequent application of Pluto may find coincident member
Alternative: Pluto-algorithm + wavefront
all n members valid within outer nodes: fi pbq ě fi paq
ñ sum ři fi is also valid
ñ any schedule constraint carried by some fi is also carried by sum
ñ split band into two bands
1 outer band with single member corresponding to sum
2 inner coincident band with n ´ 1 out of the n original members
But: sum may have large coefficients
ñ not as simple as result of Feautrier
Scheduling Algorithm May 11, 2016 39 / 66
Outer Coincidence Example
jacobi-2d from PolyBench 4.1
for (t = 0; t < _PB_TSTEPS; t++) {
for (i = 1; i < _PB_N - 1; i++)
for (j = 1; j < _PB_N - 1; j++)
S: B[i][j] = SCALAR_VAL (0.2) * (A[i][j] + A[i][j-1] +
A[i][1+j] + A[1+i][j] + A[i-1][j]);
for (i = 1; i < _PB_N - 1; i++)
for (j = 1; j < _PB_N - 1; j++)
T: A[i][j] = SCALAR_VAL (0.2) * (B[i][j] + B[i][j-1] +
B[i][1+j] + B[1+i][j] + B[i-1][j]);
}
Pluto + wavefront:
Srt, i , js Ñ t; Trt, i , js Ñ t
Srt, i , js Ñ 2t ` i ; Trt, i , js Ñ 2t ` i ` 1
Srt, i , js Ñ 2t ` i ` j ; Trt, i , js Ñ 2t ` i ` j ` 1
Srt, i , js Ñ 2t; Trt, i , js Ñ 2t ` 1
t Srt, j , js u
Srt, i , js Ñ i
Srt, i , js Ñ j
t Trt, j , js u
Trt, i , js Ñ i
Trt, i , js Ñ j
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Outer Coincidence Example
jacobi-2d from PolyBench 4.1
for (t = 0; t < _PB_TSTEPS; t++) {
for (i = 1; i < _PB_N - 1; i++)
for (j = 1; j < _PB_N - 1; j++)
S: B[i][j] = SCALAR_VAL (0.2) * (A[i][j] + A[i][j-1] +
A[i][1+j] + A[1+i][j] + A[i-1][j]);
for (i = 1; i < _PB_N - 1; i++)
for (j = 1; j < _PB_N - 1; j++)
T: A[i][j] = SCALAR_VAL (0.2) * (B[i][j] + B[i][j-1] +
B[i][1+j] + B[1+i][j] + B[i-1][j]);
}
Pluto + wavefront:
Srt, i , js Ñ 5t ` 2i ` j ; Trt, i , js Ñ 5t ` 2i ` j ` 2
Srt, i , js Ñ 2t ` i ; Trt, i , js Ñ 2t ` i ` 1
Srt, i , js Ñ 2t ` i ` j ; Trt, i , js Ñ 2t ` i ` j ` 1
Srt, i , js Ñ 2t; Trt, i , js Ñ 2t ` 1
t Srt, j , js u
Srt, i , js Ñ i
Srt, i , js Ñ j
t Trt, j , js u
Trt, i , js Ñ i
Trt, i , js Ñ j
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Outer Coincidence Example
jacobi-2d from PolyBench 4.1
for (t = 0; t < _PB_TSTEPS; t++) {
for (i = 1; i < _PB_N - 1; i++)
for (j = 1; j < _PB_N - 1; j++)
S: B[i][j] = SCALAR_VAL (0.2) * (A[i][j] + A[i][j-1] +
A[i][1+j] + A[1+i][j] + A[i-1][j]);
for (i = 1; i < _PB_N - 1; i++)
for (j = 1; j < _PB_N - 1; j++)
T: A[i][j] = SCALAR_VAL (0.2) * (B[i][j] + B[i][j-1] +
B[i][1+j] + B[1+i][j] + B[i-1][j]);
}
Feautrier + Pluto:
Srt, i , js Ñ 2t; Trt, i , js Ñ 2t ` 1
sequence
t Srt, j , js u
Srt, i , js Ñ i
Srt, i , js Ñ j
t Trt, j , js u
Trt, i , js Ñ i
Trt, i , js Ñ j
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Known Issues with Scheduling Algorithms
Scheduling may take a long time
Schedule may result in loop coalescing
Proximity constraints may affect feasibility (Pluto)
Schedule may be unnecessarily scaled (Feautrier)
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Strongly Connected Components
Dependence graph (statement instances)
Dependence graph (statements)
Strongly connected components
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Long Scheduling Times
Problem
Feautrier requires solution of (large) LP problem
Pluto requires solution of (large) ILP problem
Possible mitigations
Group closely related statements into a single statement
ñ --group-chains (enabled by default in PPCG)
Perform scheduling incrementally (Pluto-algorithm)
1 First schedule SCCs separately
2 Then combine SCCs incrementally
ñ better control over coincidence and band depth
ñ refuse combination if it reduces coincidence or band depth
ñ --isl-schedule-whole-component disables incremental scheduling
Incremental scheduling
‹ disabled by default in isl
‹ enabled by default in PPCG
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Incremental Scheduling Example
trmm from PolyBench 4.1
for (i = 0; i < _PB_M; i++)
for (j = 0; j < _PB_N; j++) {
for (k = i+1; k < _PB_M; k++)
B[i][j] += A[k][i] * B[k][j];
B[i][j] = alpha * B[i][j];
}
Without incremental scheduling
domain: "[n, m] -> { S_3[i, j, k] : i >= 0 and 0 <= j < n and i < k < m; S_5[i, j] : 0 <= i < m and 0 <= j < n }"
child:
schedule: "[n, m] -> [{ S_3[i, j, k] -> [(j)]; S_5[i, j] -> [(j)] }, { S_3[i, j, k] -> [(k)]; S_5[i, j] -> [(m)] }, { S_3[i, j, k] -> [(i)]; S_5[i, j] -> [(i)] }]"
permutable: 1
coincident: [ 1, 0, 0 ]
child:
sequence:
- filter: "[n, m] -> { S_3[i, j, k] }"
- filter: "[n, m] -> { S_5[i, j] }"
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Incremental Scheduling Example
trmm from PolyBench 4.1
for (i = 0; i < _PB_M; i++)
for (j = 0; j < _PB_N; j++) {
for (k = i+1; k < _PB_M; k++)
B[i][j] += A[k][i] * B[k][j];
B[i][j] = alpha * B[i][j];
}
With incremental scheduling
domain: "[n, m] -> { S_3[i, j, k] : i > 0 and 0 <= j < n and i < k < m; S_5[i, j] : 0 <= i < m and 0 <= j < n }"
child:
sequence:
- filter: "[n, m] -> { S_3[i, j, k] }"
child:
schedule: "[n, m] -> [{ S_3[i, j, k] -> [(j)] }, { S_3[i, j, k] -> [(k)] }, { S_3[i, j, k] -> [(i)] }]"
permutable: 1
coincident: [ 1, 0, 0 ]
- filter: "[n, m] -> { S_5[i, j] }"
child:
schedule: "[n, m] -> [{ S_5[i, j] -> [(i)] }, { S_5[i, j] -> [(j)] }]"
permutable: 1
coincident: [ 1, 1 ]
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Coalescing
for (int i = 0; i < 6; ++i)
for (int j = 0; j < 6; ++j)
S: s += f(i, j);
Valid schedule: t Sri , js Ñ 6i ` j u
ñ flattens 2D domain into 1D schedule dimension
ñ confuses scheduling algorithm
ñ contains large coefficients
Handling in isl:
Pluto-algorithm (ILP)
ñ impose bounds on coefficients based on instances set sizes
Feautrier (LP)
ñ detect coalescing in result and retry with smallest coefficient set to zero
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Coalescing and Context
Context used sparingly inside PPCG to reduce risk of coalescing
Example:
instance set t ri , js : 0 ď i , j ă n u
ñ no risk of coalescing
context t : n “ 1024 u
intersection t ri , js : 0 ď i , j ă 1024^ n “ 1024 u
ñ risk of coalescing
gist t ri , js : 0 ď i , j ă 1024 u
ñ risk of coalescing
Note: even simplification (gist) of instance set with respect to context
introduces fixed bounds
Use of context can be reconsidered now that coalescing preventing
measures have been taken
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Proximity Constraints
Recall:
Proximity a Ñ b
ñ statement instance b preferably executed close to a
ñ f pbq ´ f paq as small as possible
Pluto-algorithm
looks for uniform bound f pbq ´ f paq ď upnq over all such pairs
“minimizes” upnq
A: a = f1();
for (int i = 0; i < n; ++i)
B: A[i] = a;
C: b = f1();
for (int i = 0; i < m; ++i)
D: B[i] = b;
Proximity constraints: t Ars Ñ Bris : 0 ď i ă n; Crs Ñ Dris : 0 ď i ă m u
ñ upnq needs to be larger than n and m
ñ upnq cannot involve m (constraint Ars Ñ Bris for every value of m)
ñ upnq cannot involve n (constraint Crs Ñ Dris for every value of n)
ñ no non-trivial solution
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Proximity Constraints
Recall:
Proximity a Ñ b
ñ statement instance b preferably executed close to a
ñ f pbq ´ f paq as small as possible
Pluto-algorithm
looks for uniform bound f pbq ´ f paq ď upnq over all such pairs
“minimizes” upnq
Note: if some proximity constraint enforces large upnq
then other proximity constraints are essentially ignored
A: a = f1();
for (int i = 0; i < n; ++i)
B: A[i] = a;
C: b = f1();
for (int i = 0; i < m; ++i)
D: B[i] = b;
Proximity constraints: t Ars Ñ Bris : 0 ď i ă n; Crs Ñ Dris : 0 ď i ă m u
ñ upnq needs to be larger than n and m
ñ upnq cannot involve m (constraint Ars Ñ Bris for every value of m)
ñ upnq cannot involve n (constraint Crs Ñ Dris for every value of n)
ñ no non-trivial solution
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Scaled Schedules
Feautrier tends to schedule the n statements in an SCC apart
ñ Si rt, . . .s Ñ n t ` i
ñ carries maximal number of dependences, but
ñ introduces large coefficients
By default, isl breaks up this pattern into
a scaled down band with the constant terms removed:
Si rt, . . .s Ñ t
a sequence node ordering statements according to the constant terms
t S0rt, . . .s u, t S1rt, . . .s u, . . . t Sn´1rt, . . .s u,
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Scaled Schedule Example
jacobi-2d from PolyBench 4.1
for (t = 0; t < _PB_TSTEPS; t++) {
for (i = 1; i < _PB_N - 1; i++)
for (j = 1; j < _PB_N - 1; j++)
S: B[i][j] = SCALAR_VAL (0.2) * (A[i][j] + A[i][j-1] +
A[i][1+j] + A[1+i][j] + A[i-1][j]);
for (i = 1; i < _PB_N - 1; i++)
for (j = 1; j < _PB_N - 1; j++)
T: A[i][j] = SCALAR_VAL (0.2) * (B[i][j] + B[i][j-1] +
B[i][1+j] + B[1+i][j] + B[i-1][j]);
}
Pure Feautrier:
Srt, i , js Ñ 2t; Trt, i , js Ñ 2t ` 1
set
t Srt, j , js u
Srt, i , js Ñ i
Srt, i , js Ñ j
t Trt, j , js u
Trt, i , js Ñ i
Trt, i , js Ñ j
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Device Mapping [12]
Input: schedule tree
If schedule tree contains no coincident band member
ñ generate pure CPU code
Otherwise:
select subtree for mapping to the device
selected subtree is entire schedule tree, except
§ coincidence-free children of outer set node
§ coincidence-free initial children of outer sequence node
within selected subtree, generate kernels for
§ outermost bands with coincident members
§ maximal coincidence-free subtrees
ñ insert zero-dimensional band node
add data copying to/from device around selected subtree
add device initialization and clean-up around entire schedule tree
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Kernel Generation
Input:
band node with at least one coincident member, or,
zero-dimensional band node (on top of coincidence-free subtree)
1 Tile entire band
ñ 2 nested bands: “tile band” and “point band”
2 Map outer coincident members (at most 2) of tile band to blocks
3 Map outer coincident members (at most 3) of point band to threads
Motivation for tiling:
point band has smaller working set
ñ more opportunities for mapping to shared memory
extra set of coincident band members
Tile, grid and block sizes specified by the user (or some fixed defaults)
no performance model in PPCG
band structure depends on scheduler
ñ user typically needs to run PPCG twice
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Tiling Example: Matrix Multiplication
for (int c0 = 0; c0 < M; c0 += 1)
for (int c1 = 0; c1 < N; c1 += 1) {
C[c0][c1] = 0;
for (int c2 = 0; c2 < K; c2 += 1)
C[c0][c1] = (C[c0][c1] + (A[c0][c2] * B[c2][c1]));
}
After tiling:
for (int c0 = 0; c0 < M; c0 += 32)
for (int c1 = 0; c1 < N; c1 += 32)
for (int c2 = 0; c2 < K; c2 += 32)
for (int c3 = 0; c3 <= ppcg_min (31, M - c0 - 1); c3 += 1)
for (int c4 = 0; c4 <= ppcg_min (31, N - c1 - 1); c4 += 1) {
if (c2 == 0)
C[c0 + c3][c1 + c4] = 0;
for (int c5 = 0; c5 <= ppcg_min (31, K - c2 - 1); c5 += 1)
C[c0 + c3][c1 + c4] = (C[c0 + c3][c1 + c4] +
(A[c0 + c3][c2 + c5] * B[c2 + c5][c1 + c4]));
}
Within point band,
a single element of C is used per (virtual) thread
a fixed-size tile of A and B is used
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Local Copies
On a CUDA device, shared memory and registers can be accessed
more efficiently than global memory
ñ PPCG tries to copy tiles of arrays to shared memory or registers
Copy is inserted right outside the band mapped to threads
Data copy operations from/to global memory
Synchronization to protect local copies
Note:
Copy may be moved up the tree if this move does not affect the tile
Data copy operation from/to global memory only added
if some data may flow in/out
Data copy from global memory to shared memory copies entire tile
ñ simpler code
ñ reduced risk of thread divergence
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Local Copies Example: Matrix Multiplication
for (int c0 = 32 * b0; c0 < M; c0 += 8192)
for (int c1 = 32 * b1; c1 < N; c1 += 8192) {
for (int c2 = 0; c2 < K; c2 += 32) {
if (M >= t0 + c0 + 1)
for (int c4 = t1; c4 <= ppcg_min (31, K - c2 - 1); c4 += 16)
shared_A[t0][c4] = A[(t0 + c0) * K + (c2 + c4)];
if (K >= t0 + c2 + 1)
for (int c4 = t1; c4 <= ppcg_min (31, N - c1 - 1); c4 += 16)
shared_B[t0][c4] = B[(t0 + c2) * N + (c1 + c4)];
barrier(CLK_LOCAL_MEM_FENCE | CLK_GLOBAL_MEM_FENCE );
if (M >= t0 + c0 + 1 && N >= t1 + c1 + 1 && c2 == 0) {
private_C [0][0] = 0;
if (N >= t1 + c1 + 17)
private_C [0][1] = 0;
}
if (M >= t0 + c0 + 1 && N >= t1 + c1 + 1)
for (int c3 = 0; c3 <= ppcg_min (31, K - c2 - 1); c3 += 1) {
private_C [0][0] = (private_C [0][0] + (shared_A[t0][c3] * shared_B[c3][t1]));
if (N >= t1 + c1 + 17)
private_C [0][1] = (private_C [0][1] + (shared_A[t0][c3] * shared_B[c3][t1 + 16]));
}
barrier(CLK_LOCAL_MEM_FENCE | CLK_GLOBAL_MEM_FENCE );
}
if (M >= t0 + c0 + 1 && N >= t1 + c1 + 1) {
C[(t0 + c0) * N + (t1 + c1)] = private_C [0][0];
if (N >= t1 + c1 + 17)
C[(t0 + c0) * N + (t1 + c1 + 16)] = private_C [0][1];
}
barrier(CLK_LOCAL_MEM_FENCE | CLK_GLOBAL_MEM_FENCE );
}
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Array Reference Groups
Multiple copies may be created from different references to the same array
initially consider each reference separately
incrementally combine array reference groups that conflict
§ the groups may access the same data
§ at least one reference in one of the groups is a write
Example: syrk from PolyBench 4.1
for (i = 0; i < _PB_N; i++) {
for (j = 0; j <= i; j++)
C[i][j] *= beta;
for (k = 0; k < _PB_M; k++) {
for (j = 0; j <= i; j++)
C[i][j] += alpha * A[i][k] * A[j][k];
}
}
Only one reference to A mapped to shared memory
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Shared Memory or Registers
No copies are created in the following cases
read-only scalars (passed as function arguments)
accesses to slices of an array
any may-writes that are not also must-writes
A copy to shared memory may be created if
there is some reuse or access is uncoalesced (relevant for OpenCL?)
accessed set fits in a rectangular tile with fixed bounds
A copy to registers may be created if
there is some reuse
every element is accessed by a single thread
index expressions only depend on coincident band members
ñ band can be sunk and unrolled
accessed set fits in a rectangular tile with fixed bounds
If both shared memory and registers are possible, then prefer registers
Note: only heuristics, no cost model
Note: some arrays may be forcibly mapped to registers
(temporary arrays in case of live-range reordering)
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Device Initialization and Clean-up
Initialization:
declare device arrays
§ accessed by code mapped to device, and
§ stored in global memory
initialize device
allocate device arrays
Clean-up:
free device arrays
clean-up device
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Data Copying to/from Device
Copy-out:
take may-writes
remove writes only needed for dataflow inside selected subtree
approximate to entire array
May-persist:
elements that may need to be preserved by selected subtree
consists of
§ elements that may need to be preserved by entire SCoP
ñ elements not definitely written and not definitely killed
§ elements in potential dataflow across selected subtree
May-not-written: pcopy-outXran may-persistq zmust-write
Copy-in: live-inYmay-not-written
Note: if array elements are structures, then entire structures are copied
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Data Copying Example
__pencil_kill(A);
for (int i = 0; i < n; i++)
if (B[i] > 0)
A[i] = B[i];
A may be written
ñ A in copy-out
A may also not be written (completely), but no data can flow across kill
ñ parts of A may (be expected to) survive
ñ A also needs to be in copy-in
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Potential Future Work for PPCG
improve efficiency of isl
so far main focus has been on functionality
dependence analysis in pet
memory compaction/storage optimization
selective array expansion
some cost model
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